Signal processing technologies increasingly pervade and enable a very large and expanding range of applications including wireless communications, smart cameras, 'big data' analytics systems and many many more. The variety of architectural, algorithmic and design technologies required for their realisation pose a challenging problem to designers of these systems, necessitating consideration of, for instance, computer arithmetic, baseband signal processing for next-generation wireless communications, advanced programmable multicore and heterogeneous processing architectures and programming approaches. This issue includes leading works in each of these areas in exposition of the sheer breadth of design requirements for application-specific embedded signal processing.
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A strong theme of achieving high-performance and efficient baseband signal processing architectures is evident in two papers. In "3.2 Gbps Channel-Adaptive Configurable MIMO Detector for Multi-Mode Wireless Communication" (10.1007/s11265-015-1093-2) the authors present a run-time adaptive detector approach for multiple-input, multiple-output wireless communications so fundamental to 4G and 5G communications standards such as LongTerm Evolution (LTE) and LTE-Advanced. This work demonstrates the key role that adaptivity plays in ensuring Institut National des Science Appliqués (INSA), Rennes, France these systems remain efficient as the number of antennas and modulation density increases. In addition, the paper "A Noise-Robust Convex-Optimized Positioning System Based on Code-Aided RSS Estimation and Virtual Base Station Transform" (10.1007/s11265-015-1082-5) demonstrates a unique realisation of a noise-robust positioning system which employs RSS estimation, particle filtering and embedded convex optimization.
The strong emergence of computer vision as a key enabler in next generation cyber-physical systems is also in evidence, with three papers on this theme. "An Energyefficient Hardware Implementation of HOG-based Object Detection at 1080HD 60 fps with Multi-scale Support" (10.1007/s11265-015-1080-7) describes realisations of key Histogram of Oriented Gradents (HOG) and Support Vector Machine (SVM) components whilst "PULP: A UltraLow Power Parallel Accelerator for Energy-Efficient and Flexible Embedded Vision" (10.1007/s11265-015-1070-9) describes a more general computer vision processing architecture design specifically for system demanding such capabilities on very restricted power budgets. Finally, "A Neuromorphic Architecture for Context Aware Text Image Recognition" (10.1007/s11265-015-1067-4) describes a highly novel brain-inspired approach to intelligent text recognition along with a memristor-based crossbar array for its realisation.
Whilst the needs of new application areas such as these are pressing, it is notable that addressing the fundamental performance and cost of signal processing architectures remains a very important avenue of research. This is evidenced by two papers also included here. In "Dataflow Programs Analysis and Optimization Using Model Predictive Control Techniques" (10.1007/s11265-015-1083-4) the authors describe techniques for analysis of trace graphs derived from autocoded realistions of dataflow application models in order to derive implementations with nearly-optimal buffering. In addition, "Instrumentation-driven Validation of Dataflow Applications" (10.1007/s11265-015-1073-6) addresses resolution of disparities between the modelled behaviour of dataflow applications and their realisation brought about by a mismatch between intended dataflow behaviour and that realised in a resulting program.
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